1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138 |
****************************************
Report : timing
-path full
-delay max
-max_paths 200
Design : bus85
Version: 2001.6
Date : Wed Jun 6 15:45:55 2001
****************************************
Operating Conditions: static Library: bus85
Wire Load Model Mode: enclosed
Startpoint: CLK (input port clocked by CLK)
Endpoint: WRBAR (output port clocked by CLK)
Path Group: CLK
Path Type: max
Point Cap Trans Incr Path
--------------------------------------------------------------------------
clock CLK (rise edge) 0.00 0.00
clock network delay (ideal) 0.00 0.00
input external delay 3.00 3.00 f
CLK (in) 0.00 0.00 3.00 f
IR/CLK (INST_REG) 12.00 0.57 0.00 3.00 f
IR/NR/C (nor3) 3.10 0.23 3.67 6.67 f
IR/B8/WRENABLE (REG8BIT) 2.57 0.56 1.03 7.70 r
IR/B8/U8/B (and2) 3.12 1.30 2.05 9.75 r
IR/B8/R0/CK (DFF) 1.04 2.81 0.02 9.77 f
IR/B8/R0/Q (DFF) 1.45 0.20 0.03 9.80 r
IR/B8/U9/I[7] (BUF8) 1.23 0.30 0.04 9.84 r
IR/B8/U9/BUF7/I (buf1) 0.51 0.40 0.05 9.89 r
IR/B8/U9/BUF7/O (buf1) 0.23 0.50 0.06 9.95 r
IR/B8/U9/O[7] (BUF8) 0.56 0.70 0.07 10.02 r
IR/B8/Q0 (REG8BIT) 1.21 0.61 0.08 10.10 r
IR/B3/B (or2) 2.12 0.21 0.09 10.19 r
IR/B3/O (or2) 2.12 0.21 0.10 10.29 r
IR/ID16 (INST_REG) 1.21 0.12 0.11 10.40 r
C1/ID16 (CTL_LGC1) 1.21 0.12 0.12 10.52 r
C1/RW/ID16 (RDWRGEN) 1.21 0.12 0.13 11.05 r
C1/RW/U53/A (or3) 1.21 0.12 0.14 11.19 r
C1/RW/U53/O (or3) 1.21 0.12 0.15 11.34 r
C1/RW/U34/I (not1) 1.21 0.12 0.16 11.50 r
C1/RW/U34/O (not1) 1.21 0.12 0.17 11.67 f
C1/RW/U35/B (or6) 1.21 0.12 0.18 11.85 f
C1/RW/U35/O (or6) 1.21 0.12 0.19 12.04 r
C1/RW/WRBAR (RDWRGEN) 1.21 0.12 0.20 12.24 r
C1/WRBAR (CTL_LGC1) 1.21 0.12 0.21 12.45 r
BUF4/I (buf1) 1.21 0.12 0.22 12.67 r
BUF4/O (buf1) 1.21 0.12 0.23 12.90 r
WRBAR (out) 0.18 0.00 12.90 r
data arrival time 12.90
clock CLK (rise edge) 17.50 12.90
clock network delay (ideal) 0.00 12.90
output external delay -3.00 15.90
data required time 15.90
--------------------------------------------------------------------------
data required time 14.50
data arrival time -33.42
--------------------------------------------------------------------------
slack (VIOLATED) -18.92
Startpoint: CLK (input port clocked by CLK)
Endpoint: ALE (output port clocked by CLK)
Path Group: CLK
Path Type: max
Point Incr Path
--------------------------------------------------------------------------
clock CLK (rise edge) 0.00 0.00
clock network delay (ideal) 0.00 0.00
input external delay 3.00 3.00 f
CLK (in) 0.00 3.00 f
T9/I (not1) 0.00 3.00 f
T9/O (not1) 3.67 6.67 r
C1/CLKBAR (CTL_LGC1) 1.03 7.70 r
C1/RW/CLKBAR (RDWRGEN) 2.05 9.75 r
C1/RW/U31/A (nor3) 0.00 9.75 r
C1/RW/U31/O (nor3) 0.00 9.75 f
C1/RW/ALE (RDWRGEN) 0.00 9.75 f
C1/ALE (CTL_LGC1) 0.83 10.58 f
ALE (out) 1.70 12.28 f
data arrival time 12.28
clock CLK (rise edge) 17.50 17.50
clock network delay (ideal) 0.00 17.50
output external delay -3.00 14.50
data required time 14.50
--------------------------------------------------------------------------
data required time 14.50
data arrival time -14.49
--------------------------------------------------------------------------
slack (MET) 0.01
Startpoint: CLK (input port clocked by CLK)
Endpoint: S0 (output port clocked by CLK)
Path Group: CLK
Path Type: max
Point Incr Path
--------------------------------------------------------------------------
clock CLK (rise edge) 0.00 0.00
clock network delay (ideal) 0.00 0.00
input external delay 3.00 3.00 f
CLK (in) 0.00 3.00 f
IT/CK (INTERUPT) 0.00 3.00 f
IT/F1/CK (INTRUPT2) 3.67 6.67 f
IT/F1/U19/CK (DFF) 1.03 7.70 f
IT/F1/U19/Q (DFF) 2.05 9.75 r
IT/F1/U37/I (buf1) 0.00 9.75 r
IT/F1/U37/O (buf1) 0.00 9.75 r
IT/F1/INTA (INTRUPT2) 0.00 9.75 r
IT/BUF2/I (buf1) 0.83 10.58 r
IT/BUF2/O (buf1) 1.70 12.28 r
IT/INTA (INTERUPT) 0.90 13.18 r
C1/INTA (CTL_LGC1) 2.05 15.24 r
C1/RW/INTA (RDWRGEN) 0.69 15.92 r
C1/RW/U43/C (or3) 2.44 18.37 r
C1/RW/U43/O (or3) 2.95 21.32 r
C1/RW/S0 (RDWRGEN) 1.43 22.75 r
C1/S0 (CTL_LGC1) 2.38 25.13 r
BUF0/I (buf1) 1.36 26.49 r
BUF0/O (buf1) 0.00 26.49 r
S0 (out) 0.00 26.49 r
data arrival time 26.49
clock CLK (rise edge) 17.50 17.50
clock network delay (ideal) 0.00 17.50
output external delay -3.00 14.50
data required time 14.50
--------------------------------------------------------------------------
data required time 14.50
data arrival time -33.42
--------------------------------------------------------------------------
slack (VIOLATED) -18.92
|