esd/testcase01.sp

 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
* Input to MOS Gate Protection

.include "models.sp"

.subckt testcase01 PAD_OK1 PAD_BAD1 PAD_BAD2
*.PININFO PAD_OK1:I PAD_BAD1:I PAD_BAD2:I

* OK: gate connected via 200 ohm resistor
M1 VDD n1 n2 VDD pch
M2 n2 n1 GND GND nch
R1 n1 PAD_OK1 200

* BAD: gate connected without resistor
M3 VDD PAD_BAD1 GND GND nch

* BAD: gate connected with to small resistor
M4 VDD n4 GND GND nch
R2 n4 PAD_BAD2 100

.ends
.end